Publications in journals

DISCLAIMER

This directory contains postscript and PDF files of articles that may be covered by copyright. You may browse the articles at your convenience (in the same spirit as you may read a journal or a proceeding article in a public library). Retrieving, copying, distributing these files may violate the copyright protection law. We recommend that the user abides international law in accessing this directory.

Back to GAVINA group

 

[CCTP08]
Josep Carmona, Jordi Cortadella, Yousuke Takada, and Ferdinand Peper. Formal methods for the analysis and synthesis of nanometer-scale cellular arrays. ACM Journal on Emerging Technologies in Computing Systems, 4(2), 2008. [ bib | DOI ]
[CC08]
Josep Carmona and Jordi Cortadella. Encoding large asynchronous controllers with ILP techniques. IEEE Transactions on Computer-Aided Design, 27(1):20-33, January 2008. [ bib | pdf ]
[TCL+07]
Alexander Taubin, Jordi Cortadella, Luciano Lavagno, Alex Kondratyev, and Ad Peeters. Design automation of real life asynchronous devices and systems. Foundations and Trends in Electronic Design Automation, 2(1):1-133, 2007. [ bib | DOI ]
[CC07b]
Robert Clarisó and Jordi Cortadella. Verification of concurrent systems with parametric delays using octahedra. Fundamenta Informaticae, 78(1):1-33, 2007. [ bib ]
[GCXY07]
Kyller Costa Gorgônio, Jordi Cortadella, Fei Xia, and Alexandre Yakovlev. Automating synthesis of asynchronous communication mechanisms. Fundamenta Informaticae, 78(1):75-100, 2007. [ bib ]
[CC07a]
Robert Clarisó and Jordi Cortadella. The octahedron abstract domain. Science of Computer Programming, 64(1):115-139, January 2007. [ bib | DOI | pdf ]
[CKLS06]
Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, and Christos Sotiriou. Desynchronization: Synthesis of asynchronous circuits from synchronous specifications. IEEE Transactions on Computer-Aided Design, 25(10):1904-1921, October 2006. [ bib | pdf ]
[CCCGV06]
Josep Carmona, José M. Colom, Jordi Cortadella, and Fernando García-Vallés. Synthesis of asynchronous controllers using integer linear programming. IEEE Transactions on Computer-Aided Design, 25(9):1637-1651, September 2006. [ bib | pdf ]
[CKL+05]
Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Claudio Passerone, and Yosinori Watanabe. Quasi-static scheduling of independent tasks for reactive systems. IEEE Transactions on Computer-Aided Design, 24(10):1492-1514, October 2005. [ bib | pdf ]
[CKL+04]
Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Alexander Taubin, and Yosinori Watanabe. Quasi-static scheduling for concurrent architectures. Fundamenta Informaticae, 62(2):171-196, July 2004. [ bib ]
[Cor03]
Jordi Cortadella. Timing-driven logic bi-decomposition. IEEE Transactions on Computer-Aided Design, 22(6):675-685, June 2003. [ bib | pdf ]
[SKC+02]
Hiroshi Saito, Alex Kondratyev, Jordi Cortadella, Luciano Lavagno, Takashi Nanya, and Alexander Yakovlev. Design of asynchronous controllers with delay insensitive interface. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, E85-A(12):2577-2585, December 2002. [ bib | pdf ]
[CCP02]
Josep Carmona, Jordi Cortadella, and Enric Pastor. A structural encoding technique for the synthesis of asynchronous circuits. Fundamenta Informaticae, 50(2):135-154, March 2002. [ bib | pdf ]
[CKB+02]
Jordi Cortadella, Michael Kishinevsky, Steve M. Burns, Alex Kondratyev, Luciano Lavagno, Ken S. Stevens, Alexander Taubin, and Alexandre Yakovlev. Lazy transition systems and asynchronous circuit synthesis with relative timing assumptions. IEEE Transactions on Computer-Aided Design, 21(2):109-130, February 2002. [ bib | pdf ]
[PCR01]
Enric Pastor, Jordi Cortadella, and Oriol Roig. Symbolic analysis of bounded Petri nets. IEEE Transactions on Computers, 50(5):432-448, May 2001. [ bib | pdf ]
[CKK+99]
Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, Enric Pastor, and Alexandre Yakovlev. Decomposition and technology mapping of speed-independent circuits using Boolean relations. IEEE Transactions on Computer-Aided Design, 18(9):1221-1236, September 1999. [ bib | pdf ]
[KCK+99]
Alex Kondratyev, Jordi Cortadella, Michael Kishinevsky, Luciano Lavagno, and Alexander Yakovlev. Logic decomposition of speed-independent circuits. Proceedings of the IEEE, 87(2):347-362, February 1999. [ bib | pdf ]
[SC99]
Fermín Sánchez and Jordi Cortadella. Optimal exploration of the unrolling degree for software pipelining. Journal of Systems Architecture, 45(6-7):505-517, 1999. [ bib | ps ]
[MLC98]
Enric Musoll, Tomás Lang, and Jordi Cortadella. Working-zone encoding for reducing the energy in microprocessor address buses. IEEE Transactions on VLSI Systems, 6(4):568-572, December 1998. [ bib | pdf ]
[PCKR98]
Enric Pastor, Jordi Cortadella, Alex Kondratyev, and Oriol Roig. Structural methods for the synthesis of speed-independent circuits. IEEE Transactions on Computer-Aided Design, 17(11):1108-1129, November 1998. [ bib | pdf ]
[CKLY98]
Jordi Cortadella, Michael Kishinevsky, Luciano Lavagno, and Alexandre Yakovlev. Deriving Petri nets from finite transition systems. IEEE Transactions on Computers, 47(8):859-882, August 1998. [ bib | pdf ]
[SC98]
Fermín Sánchez and Jordi Cortadella. Reducing register pressure in software pipelining. Journal of Information Science and Engineering (special issue on Compiler Techniques for High-Performace Computing), 14(1):265-279, March 1998. [ bib ]
[MC98]
Enric Musoll and Jordi Cortadella. Register-transfer level transformations for low-power data-paths. Integrated Computer-Aided Engineering, 5(4):315-332, 1998. [ bib ]
[KKT+98]
A. Kondratyev, M. Kishinevsky, A. Taubin, J. Cortadella, and L. Lavagno. The use of Petri nets for the design and verification of asynchronous circuits and systems. Journal of Circuits Systems and Computers, 8(1):67-118, 1998. [ bib | ps ]
[CKK+97]
Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, and Alexandre Yakovlev. A region-based theory for state assignment in speed-independent circuits. IEEE Transactions on Computer-Aided Design, 16(8):793-812, August 1997. [ bib | pdf ]
[LMC97]
Tomás Lang, Enric Musoll, and Jordi Cortadella. Individual flip-flops with gated clocks for low-power datapaths. IEEE Transactions on Circuits and Systems II, 44(6):507-516, June 1997. [ bib | pdf ]
[CKA+97]
J. Cortadella, M. Kishinevsky, A.Kondratyev, L. Lavagno, and A. Yakovlev. Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers. IEICE Transactions on Information and Systems, E80-D(3):315-325, March 1997. [ bib | ps ]
[CL94]
Jordi Cortadella and Tomás Lang. High-radix division and square root with speculation. IEEE Transactions on Computers, 43(8):919-931, August 1994. [ bib | pdf ]
[SC93]
Fermín Sánchez and Jordi Cortadella. Resource-constrained pipelining based on loop transformations. Microprocessing and Microprogramming, 38(1-5):429-436, September 1993. [ bib | ps ]
[BC93]
Rosa M. Badia and Jordi Cortadella. GLASS: a graph-theoretic approach for global binding. Microprocessing and Microprogramming, 38(1-5):775-782, September 1993. [ bib | ps ]
[CL92]
Jordi Cortadella and José M. Llabería. Evaluation of A+B=K conditions without carry propagation. IEEE Transactions on Computers, 41(11):1484-1488, November 1992. [ bib | pdf ]
[CJ92]
Jordi Cortadella and Teodor Jové. Comments on ”Using Cache Mechanisms to Exploit non-Refreshing DRAM's for On-Chip Memories”. IEEE Journal of Solid-State Circuits, 27(1):132, January 1992. [ bib | pdf ]
[CBA91]
Jordi Cortadella, Rosa M. Badia, and Eduard Ayguadé. Scheduling in a continuous area-time design space. Microprocessing and Microprogramming, 32(1-5):199-206, August 1991. [ bib ]
[JC89]
Teodor Jové and Jordi Cortadella. Reduced instruction buffer for RISC architectures. Microprocessing and Microprogramming, 27(1-5):1987-1993, August 1989. [ bib ]
[CL89]
Jordi Cortadella and José M. Llabería. Making branches transparent to the execution unit. International Journal of Mini and Microcomputers, 11(1):13-17, January 1989. [ bib ]
[CJ88b]
Jordi Cortadella and Teodor Jové. Dynamic RAM for on-chip instruction caches. Computer Architecture News, 16(4):45-50, September 1988. [ bib ]
[GLC88]
Antonio González, José M. Llabería, and Jordi Cortadella. A mechanism for reducing the cost of branches in RISC architectures. Microprocessing and Microprogramming, 24(1-5):565-572, August 1988. [ bib ]
[CJ88a]
Jordi Cortadella and Teodor Jové. Designing a branch target buffer for executing branches with zero time cost in a RISC processor. Microprocessing and Microprogramming, 24(1-5):573-580, August 1988. [ bib ]
[CGL88]
Jordi Cortadella, Antonio González, and José M. Llabería. RISC: un nuevo enfoque en el diseño de procesadores. Mundo electrónico, 180:49-57, January 1988. [ bib ]

This file was generated by bibtex2html 1.91.

 

Back to GAVINA group